View AT52SC1283J_816923.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Module Features
* * * *
128-Mbit Burst/Page Flash + 32-Mbit/64-Mbit PSRAM Single 88-ball (8 mm x 10 mm x 1.2 mm) CBGA Package 1.7V to 1.95V VCC 1.8V to 1.95V for VCCQ and PVCC
128-Mbit Flash Features
* 8M x 16 Organization * High Performance
- Random Access Time - 70 ns, 85 ns - Page Mode Read Time - 20 ns - Synchronous Burst Frequency - 66 MHz - Configurable Burst Operation Sector Erase Architecture - Sixteen 4K Word Sectors with Individual Write Lockout - Two Hundred Fifty-four 32K Word Main Sectors with Individual Write Lockout Typical Sector Erase Time: 32K Word Sectors - 800 ms; 4K Word Sectors - 200 ms Thirty-two Plane Organization, Permitting Concurrent Read in Any of the Thirty-one Planes not Being Programmed/Erased Suspend/Resume Feature for Erase and Program - Supports Reading and Programming Data from Any Sector by Suspending Erase of a Different Sector - Supports Reading Any Word by Suspending Programming of Any Other Word Low-power Operation - 30 mA Active - 20 A Standby VPP Pin for Write Protection and Accelerated Program Operations RESET Input for Device Initialization Two Protection Registers (128 Bits + 2,048 Bits) Common Flash Interface (CFI) Top and Bottom Boot Sectors 1.7V to 1.95V Operating Voltage
*
128-Mbit Flash + 32-Mbit/64-Mbit PSRAM Stack Memory AT52SC1283J AT52SC1284J Preliminary
* * *
*
* * * * * *
Asynchronous/Page PSRAM Features
* * * * *
32-Mbit (2M Word x 16)/64-Mbit (4M Word x 16) 70 ns Random Access Time 30 ns Page Read Cycle Time 1.8V to 1.95V Operating Voltage <10 A Deep Standby Power
Stack Module Memory Contents
Device AT52SC1283J AT52SC1284J Memory Combination 128M Flash + 32M PSRAM 128M Flash + 64M PSRAM
3530B-STKD-2/4/05
1. Memory Module Description
The AT52SC1283J/1284J memory module offers 128-megabit of nonvolatile Flash memory along with 32M/64M of PSRAM memory. The combined memory is packaged in a single 8 x 10 x 1.2 mm CBGA package with 88 balls. The Flash memory provides Asynchronous, Page and Burst Mode Read operation for the most optimum system performance. The 32M/64M PSRAM is based on 1T/1C cell technology and offers interface compatibility with SRAM. The device supports Asynchronous and Page mode operations.
2. Block Diagram
CE1 OE1 WE AVD CLK RST WP VPP WAIT VCCQ VCC CE1 OE1 WE AVD CLK RST WP VPP WAIT VCCQ VCC A0 - A22
128M Flash
I/O0 - I/O15
PCS1 ZZ POE PWE PLB PUB
PCS1 ZZ POE PWE PLB PUB VCCQ A0 - A20 A21 (64M) I/O0 - I/O15 A0 - A22 I/O0 - I/O15
PVCC
PVCC 32M/64M PSRAM
2
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
3. Pin Configurations
Pin Name A0 - A22 I/O0 - I/O15 CE OE WE AVD CLK RST WP VPP WAIT VCC PCS1 ZZ VCCQ PLB PUB POE PWE PVCC NC VSS Function Addresses Data Inputs/Outputs Flash Chip Enable Flash Output Enable Flash Write Enable Flash Address Latch Enable Flash Clock Flash Reset Flash Write Protect Flash Write Protection and Power Supply for Accelerated Program Operation Flash WAIT Flash Power Supply PSRAM Chip Select PSRAM Deep Power-down Output Power Supply PSRAM Lower Byte Control PSRAM Upper Byte Control PSRAM Output Enable PSRAM Write Enable PSRAM Power Supply No Connect Device Ground (Common)
Flash Only PSRAM Only Common L VSS M NC NC NC NC VSS VCCQ VCC VSS VSS VSS VSS J NC K CE1 NC NC NC PVCC NC VCCQ ZZ OE1 I/O9 I/O11 I/O4 I/O6 I/O15 VCCQ E A2 F A1 G A0 H POE I/O0 I/O1 I/O3 I/O12 I/O14 I/O7 NC I/O8 I/O2 I/O10 I/O5 I/O13 WAIT NC A6 PUB RST WE A8 A14 A16 A7 NC WP AVD A20 A10 A15 C A5 D A3 A17 NC VPP PWE PCS1 A9 A13 PLB NC VSS NC CLK A22 A12 A NC B A4 A18 A19 VSS VCC NC A21 A11 NC NC NC
3.1
88-ball CBGA Top View
1 2 3 4 5 6 7 8
4. Absolute Maximum Ratings
Temperature under Bias ...................................-25C to +85C Storage Temperature ......................................-55C to +150C All Input Voltages except VPP (including NC Pins) with Respect to Ground ............................. -0.2V to VCC + 0.3V Voltage on VPP with Respect to Ground ..................................-0.2V to + 10.0V All Output Voltages with Respect to Ground ............................. -0.2V to VCC + 0.3V *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
5. DC and AC Operating Range
Operating Temperature (Case) VCC Power Supply VCCQ, PVCC -25C to 85C 1.7V to 1.95V 1.8V to 1.95V
3
3530B-STKD-2/4/05
6. 128-Mbit Flash Description
6.1 Command Sequences
When the device is first powered on, it will be in the read mode. Command sequences are used to place the device in other operating modes such as program and erase. The command sequences are written by applying a low pulse on the WE input with CE low and OE high or by applying a low-going pulse on the CE input with WE low and OE high. Prior to the low-going pulse on the CE or WE signal, the address input may be latched by a low-to-high transition on the AVD signal. If the AVD is not pulsed low, the address will be latched on the first rising edge of the WE or CE. Valid data is latched on the rising edge of the WE or the CE pulse, whichever occurs first. The addresses used in the command sequences are not affected by entering the command sequences.
6.2
Burst Configuration Command
The Program Burst Configuration Register command is used to program the burst configuration register. The burst configuration register determines several parameters that control the read operation of the device. Bit B15 determines whether synchronous burst reads are enabled or asynchronous reads are enabled. Since the page read operation is an asynchronous operation, bit B15 must be set for asynchronous reads to enable the page read feature. The rest of the bits in the burst configuration register are used only for the burst read mode. Bits B13 - B11 of the burst configuration register determine the clock latency for the burst mode. The latency can be set to two, three, four, five or six cycles. The clock latency versus input clock frequency table is shown on page 21. The "Burst Read Waveform" as shown on page 33 illustrates a clock latency of four; the data is output from the device four clock cycles after the first valid clock edge following the high-to-low AVD edge. The B10 bit of the configuration register determines the polarity of the WAIT signal. The B9 bit of the burst configuration register determines the number of clocks that data will be held valid (see Figure 10-1). The Hold Data for 2 Clock Cycles Read Waveform is shown on page 33. The clock latency is not affected by the value of the B9 bit. The B8 bit of the burst configuration register determines when the WAIT signal will be asserted. When synchronous burst reads are enabled, a linear burst sequence is selected by setting bit B7. Bit B6 selects whether the burst starts and the data output will be relative to the falling edge or the rising edge of the clock. Bits B2 - B0 of the burst configuration register determine whether a continuous or fixed-length burst will be used and also determine whether a four-, eight- or sixteen-word length will be used in the fixed-length mode. When a four-, eight- or sixteen-word burst length is selected, Bit B3 can be used to select whether burst accesses wrap within the burst length boundary or whether they cross word length boundaries to perform linear accesses (See "Sequence and Burst Length Table" on page 22.). All other bits in the burst configuration register should be programmed as shown on page 21. The default state (after power-up or reset) of the burst configuration register is also shown on page 21.
6.3
Asynchronous Read
There are two types of asynchronous reads - AVD pulsed and standard asynchronous reads. The AVD pulsed read operation of the device is controlled by CE, OE, and AVD inputs. The outputs are put in the high-impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention. The data at the address location defined by A0 - A22 and captured by the AVD signal will be read when CE and OE are low. The address location passes into the device when CE and AVD are low; the address is latched on the low-tohigh transition of AVD. Low input levels on the OE and CE pins allow the data to be driven out of
4
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
the device. The access time is measured from stable address, falling edge of AVD or falling edge of CE, whichever occurs last. During the AVD pulsed read, the CLK signal may be static high or static low. For standard asynchronous reads, the AVD and CLK signal should be tied to GND. The asynchronous read diagrams are shown on page 30.
6.4
Page Read
The page read operation of the device is controlled by CE, OE, and AVD inputs. The CLK input is ignored during a page read operation and should be tied to GND. The page size is four words. During a page read, the AVD signal can transition low and then transition high, transition low and remain low, or can be tied to GND. If a high to low transition on the AVD signal occurs, as shown in Page Read Cycle Waveform 1, the page address is latched by the low-to-high transition of the AVD signal. However, if the AVD signal remains low after the high-to-low transition or if the AVD signal is tied to GND, as shown in Page Read Cycle Waveform 2, then the page address (A22 A2) cannot change during a page read operation. The first word access of the page read is the same as the asynchronous read. The first word is read at an asynchronous speed of 70 ns. Once the first word is read, toggling A0 and A1 will result in subsequent reads within the page being output at a speed of 20 ns. If the AVD and the CLK pins are both tied to GND, the device will behave like a standard asynchronous Flash memory. The page read diagrams are shown on page 23.
6.5
Synchronous Reads
Synchronous reads are used to achieve a faster data rate that is possible in the asynchronous/page read mode. The device can be configured for continuous or fixed-length burst access. The burst read operation of the device is controlled by CE, OE, CLK and AVD inputs. The initial read location is determined as for the AVD pulsed asynchronous read operation; it can be any memory location in the device. In the burst access, the address is latched on the rising edge of the first clock pulse when AVD is low or the rising edge of the AVD signal, whichever occurs first. The CLK input signal controls the flow of data from the device for a burst operation. After the clock latency cycles, the data at the next burst address location is read for each following clock cycle. Figure 6-1. Word Boundary
Word D4 - D7 D5 D6 D7 Word D8 - D11 Word D12 - D15
Word D0 - D3 D0 D1 D2
D3 D4
D8 D9 D10 D11 D12 D13 D14 D15
16-word Boundary
6.6
Continuous Burst Read
During a continuous burst read, any number of addresses can be read from the memory. When operating in the linear burst read mode (B7 = 1) with the burst wrap bit (B3 = 1) set, the device may incur an output delay when the burst sequence crosses the first 16-word boundary in the memory (see Figure 6-1). If the starting address is D0 - D12, there is no delay. If the starting address is D13 - D15, an output delay equal to the initial clock latency is incurred. The delay
5
3530B-STKD-2/4/05
takes place only once, and only if the burst sequence crosses a 16-word boundary. To indicate that the device is not ready to continue the burst, the device will drive the WAIT pin low (B10 and B8 = 0) during the clock cycles in which new data is not being presented. Once the WAIT pin is driven high (B10 and B8 = 0), the current data will be valid. The WAIT signal will be tri-stated when the CE or OE signal is high. In the "Burst Read Waveform" as shown on page 33, the valid address is latched at point A. For the specified clock latency of three, data D13 is valid within 13 ns of clock edge B. The low-tohigh transition of the clock at point C results in D14 being read. The transition of the clock at point D results in a burst read of D15. The clock transition at point E does not cause new data to appear on the output lines because the WAIT signal goes low (B10 and B8 = 0) after the clock transition, which signifies that the first boundary in the memory has been crossed and that new data is not available. After a clock latency of three, the clock transition at point F does cause a burst read of data D16 because the WAIT signal goes high (B10 and B8 = 0) after the clock transition indicating that new data is available. Additional clock transitions, like at point G, will continue to result in burst reads.
6.7
Fixed-Length Burst Reads
During a fixed-length burst mode read, four, eight or sixteen words of data may be burst from the device, depending upon the configuration. The device supports a linear burst mode. The burst sequence is shown on page 22. When operating in the linear burst read mode (B7 = 1) with the burst wrap bit (B3 = 1) set, the device may incur an output delay when the burst sequence crosses the first 16-word boundary in the memory. If the starting is D0 - D12, there is no delay. If the starting address is D13 - D15, an output delay equal to the initial clock latency is incurred. The delay takes place only once, and only if the burst sequence crosses a 16-word boundary. To indicate that the device is not ready to continue the burst, the device will drive the WAIT pin low (B10 and B8 = 0) during the clock cycles in which new data is not being presented. Once the WAIT pin is driven high (B10 and B8 = 0), the current data will be valid. The WAIT signal will be tri-stated when the CE or OE signal is high. The "Four-word Burst Read Waveform" on page 34 illustrates a fixed-length burst cycle. The valid address is latched at point A. For the specified clock latency of four, data D0 is valid within 13 ns of clock edge B. The low-to-high transition of the clock at point C results in D1 being read. Similarly, D2 and D3 are output following the next two clock cycles. Returning CE high ends the read cycle. There is no output delay in the burst access wrap mode (B3 = 0).
6.8
Burst Suspend
The Burst Suspend feature allows the system to temporarily suspend a synchronous burst operation if the system needs to use the Flash address and data bus for other purposes. Burst accesses can be suspended during the initial latency (before data is received) or after the device has output data. When a burst access is suspended, internal array sensing continues and any previously latched internal data is retained. Burst Suspend occurs when CE is asserted, the current address has been latched (either rising edge of AVD or valid CLK edge), CLK is halted, and OE is deasserted. The CLK can be halted when it is at VIH or VIL. To resume the burst access, OE is reasserted and the CLK is restarted. Subsequent CLK edges resume the burst sequence where it left off. Within the device, OE gates the WAIT signal. Therefore, during Burst Suspend the WAIT signal reverts to a high-impedance state when OE is deasserted. See "Burst Suspend Waveform" on page 34.
6
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
6.9 Reset
A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET pin halts the present device operation and puts the outputs of the device in a high-impedance state. When a high level is reasserted on the RESET pin, the device returns to read mode.
6.10
Erase
Before a word can be reprogrammed it must be erased. The erased state of the memory bits is a logical "1". The entire memory can be erased by using the Chip Erase command or individual planes can be erased by using the Plane Erase command or individual sectors can be erased by using the Sector Erase command.
6.10.1
Chip Erase Chip Erase is a two-bus cycle operation. The automatic erase begins on the rising edge of the last WE pulse. Chip Erase does not alter the data of the protected sectors. The hardware reset during chip erase will stop the erase, but the data will be of an unknown state.
6.10.2
Plane Erase As an alternative to a full Chip Erase, the device is organized into thirty-two planes (PA0 PA31). The Plane Erase command is a two-bus cycle operation which can be used to individually erase any one of the thirty (PA1 - PA30) planes. The plane whose address is valid at the second rising edge of WE will be erased. The Plane Erase command does not alter the data in the protected sectors.
6.10.3
Sector Erase The device is organized into multiple sectors that can be individually erased. The Sector Erase command is a two-bus cycle operation. The sector whose address is valid at the second rising edge of WE will be erased provided the given sector has not been protected.
6.11
Word Programming
The device is programmed on a word-by-word basis. Programming is accomplished via the internal device command register and is a two-bus cycle operation. The programming address and data are latched in the second cycle. The device will automatically generate the required internal programming pulses. Please note that a "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s.
6.12
Flexible Sector Protection
The AT52SC1283J/1284J offers two sector protection modes, the Softlock and the Hardlock. The Softlock mode is optimized as sector protection for sectors whose content changes frequently. The Hardlock protection mode is recommended for sectors whose content changes infrequently. Once either of these two modes is enabled, the contents of the selected sector is read-only and cannot be erased or programmed. Each sector can be independently programmed for either the Softlock or Hardlock sector protection mode. At power-up and reset, all sectors have their Softlock protection mode enabled.
7
3530B-STKD-2/4/05
6.12.1
Softlock and Unlock The Softlock protection mode can be disabled by issuing a two-bus cycle Unlock command to the selected sector. Once a sector is unlocked, its contents can be erased or programmed. To enable the Softlock protection mode, a two-bus cycle Softlock command must be issued to the selected sector. Hardlock and Write Protect (WP) The Hardlock sector protection mode operates in conjunction with the Write Protection (WP) pin. The Hardlock sector protection mode can be enabled by issuing a two-bus cycle Hardlock software command to the selected sector. The state of the Write Protect pin affects whether the Hardlock protection mode can be overridden. * When the WP pin is low and the Hardlock protection mode is enabled, the sector cannot be unlocked and the contents of the sector is read-only. * When the WP pin is high, the Hardlock protection mode is overridden and the sector can be unlocked via the Unlock command. To disable the Hardlock sector protection mode, the chip must be either reset or power cycled. Table 6-1. Hardlock and Softlock Protection Configurations in Conjunction with WP
Hardlock 0 0 Softlock 0 1 Erase/ Prog Allowed? Yes No
6.12.2
VPP VCC VCC
WP 0 0
Comments No sector is locked Sector is Softlocked. The Unlock command can unlock the sector. Hardlock protection mode is enabled. The sector cannot be unlocked. No sector is locked. Sector is Softlocked. The Unlock command can unlock the sector. Hardlock protection mode is overridden and the sector is not locked. Hardlock protection mode is overridden and the sector can be unlocked via the Unlock command. Erase and Program Operations cannot be performed.
VCC VCC VCC
0 1 1
1 0 0
1 0 1
No Yes No
VCC
1
1
0
Yes
VCC
1
1
1
No
VIL
x
x
x
No
8
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
Figure 6-2. Sector Locking State Diagram
UNLOCKED LOCKED
[000]
A
C
B
[001]
WP = VIL = 0
C
[011]
Power-Up/Reset Default
Hardlocked
[110]
A C A B
B
[111]
Hardlocked is disabled by WP = VIH
WP = VIH = 1
C
Power-Up/Reset Default
[100]
[101]
A = Unlock Command B = Softlock Command C = Hardlock Command
Note:
1. The notation [X, Y, Z] denotes the locking state of a sector. The current locking state of a sector is defined by the state of WP and the two bits of the sector-lock status D[1:0].
6.12.3
Sector Protection Detection A software method is available to determine if the sector protection Softlock or Hardlock features are enabled. When the device is in the software product identification mode a read from the I/O0 and I/O1 at address location 00002H within a sector will show if the sector is unlocked, softlocked, or hardlocked. Table 6-2.
I/O1 0 0 1 1
Sector Protection Status
I/O0 0 1 0 1 Sector Protection Status Sector Not Locked Softlock Enabled Hardlock Enabled Both Hardlock and Softlock Enabled
6.13
Read Status Register
The status register indicates the status of device operations and the success/failure of that operation. The Read Status Register command causes subsequent reads to output data from the status register until another command is issued. To return to reading from the memory, issue a Read command. The status register bits are output on I/O7 - I/O0. The upper byte, I/O15 - I/O8, outputs 00H when a Read Status Register command is issued. The contents of the status register [SR7:SR0] are latched on the falling edge of OE or CE (whichever occurs last), which prevents possible bus errors that might occur if status register
9
3530B-STKD-2/4/05
contents change while being read. CE or OE must be toggled with each subsequent status read, or the status register will not indicate completion of a Program or Erase operation. When the Write State Machine (WSM) is active, SR7 will indicate the status of the WSM; the remaining bits in the status register indicate whether the WSM was successful in performing the preferred operation (see Table 6-3). 6.13.1 Read Status Register In the Burst Mode The waveform below shows a status register read during a program operation. The two-bus cycle command for a program operation is given followed by a read status register command. Following the read status register command, the AVD signal is pulsed low to latch the valid address at point A. With the OE signal pulsed low and for the specified clock latency of three, the status register output is valid within 13 ns from clock edge B. The same status register data is output on successive clock edges. To update the status register output, the AVD signal needs to be pulsed low and the next data is available after a clock latency of three. The status register output is also available after the chosen clock latency during an erase operation. Read Status Register in the Burst Mode
A CLK CE B
Figure 6-3.
OE
AVD
WE
A0 - A22
XX
ADDRESS
I/O0 - I/O15
40H/10H
DATA
70H
00H
80H
WAIT
(1)
Note:
1. The WAIT signal is for a burst configuration setting of B10 and B8 = 0.
10
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
Table 6-3.
WSMS 7
Status Register Bit Definition
ESS 6 ES 5 PRS 4 VPPS 3 PSS 2 Notes SLS 1 PLS 0
SR7 WRITE STATE MACHINE STATUS (WSMS) 1 = Ready 0 = Busy SR6 = ERASE SUSPEND STATUS (ESS) 1 = Erase Suspended 0 = Erase In Progress/Completed SR5 = ERASE STATUS (ES) 1 = Error in Sector Erase 0 = Successful Sector Erase SR4 = PROGRAM STATUS (PRS) 1 = Error in Programming 0 = Successful Programming SR3 = VPP STATUS (VPPS) 1 = VPP Low Detect, Operation Abort 0 = VPP OK SR2 = PROGRAM SUSPEND STATUS (PSS) 1 = Program Suspended 0 = Program in Progress/Completed SR1 = SECTOR LOCK STATUS 1 = Prog/Erase attempted on a locked sector; Operation aborted. 0 = No operation to locked sectors SR0 = Plane Status (PLS) Note:
Check Write State Machine bit first to determine Word Program or Sector Erase completion, before checking program or erase status bits. When Erase Suspend is issued, WSM halts execution and sets both WSMS and ESS bits to "1" - ESS bit remains set to "1" until an Erase Resume command is issued. When this bit is set to "1", WSM has applied the max number of erase pulses to the sector and is still unable to verify successful sector erasure. When this bit is set to "1", WSM has attempted but failed to program a word The VPP status bit does not provide continuous indication of VPP level. The WSM interrogates VPP level only after the Program or Erase command sequences have been entered and informs the system if VPP has not been switched on. The VPP is also checked before the operation is verified by the WSM. When Program Suspend is issued, WSM halts execution and sets both WSMS and PSS bits to "1". PSS bit remains set to "1" until a Program Resume command is issued. If a Program or Erase operation is attempted to one of the locked sectors, this bit is set by the WSM. The operation specified is aborted and the device is returned to read status mode. Indicates program or erase status of the addressed plane.
1. A Command Sequence Error is indicated when SR1, SR3, SR4 and SR5 are set.
Table 6-4.
WSMS (SR7) 0 0 1
Status Register Device WSMS and Write Status Definition
PLS (SR0) 0 1 x Description The addressed plane is performing a program/erase operation. A plane other than the one currently addressed is performing a program/erase operation. No program/erase operation is in progress in any plane. Erase and Program suspend bits (SR6, SR2) indicate whether other planes are suspended.
11
3530B-STKD-2/4/05
6.14
Erase Suspend/Erase Resume
The Erase Suspend command allows the system to interrupt a sector erase or plane erase operation. The erase suspend command does not work with the Chip Erase feature. Using the erase suspend command to suspend a sector erase operation, the system can program or read data from a different sector within the same plane. Since this device is organized into thirty-two planes, there is no need to use the erase suspend feature while erasing a sector when you want to read data from a sector in another plane. After the Erase Suspend command is given, the device requires a maximum time of 15 s to suspend the erase operation. After the erase operation has been suspended, the plane that contains the suspended sector enters the erasesuspend-read mode. The system can then read data or program data to any other sector within the device. An address is not required during the Erase Suspend command. During a sector erase suspend, another sector cannot be erased. To resume the sector erase operation, the system must write the Erase Resume command. The Erase Resume command is a one-bus cycle command, which does require the plane address. Read, Read Status Register, Product ID Entry, Clear Status Register, Program, Program Suspend, Erase Resume, Sector Softlock/Hardlock, Sector Unlock are valid commands during an erase suspend.
6.15
Program Suspend/Program Resume
The Program Suspend command allows the system to interrupt a programming operation and then read data from a different word within the memory. After the Program Suspend command is given, the device requires a maximum of 10 s to suspend the programming operation. After the programming operation has been suspended, the system can then read from any other word within the device. An address is not required during the program suspend operation. To resume the programming operation, the system must write the Program Resume command. The program suspend and resume are one-bus cycle commands. The command sequence for the erase suspend and program suspend are the same, and the command sequence for the erase resume and program resume are the same. Read, Read Status Register, Product ID Entry, Program Resume are valid commands during a Program Suspend.
6.16
Protection Registers
The AT52SC1283J/1284J contains two (PR0 - PR1) registers that can be used for security purposes in system design. Please see "Protection Register Addressing Table" on page 20 for the address locations within each protection register. The first protection register (PR0) is divided into two 64-bit blocks. The two blocks are designated as block A and block B. The data in block A is non-changeable and is programmed at the factory with a unique number. The data in block B is programmed by the user and can be locked out such that data in the block cannot be reprogrammed. The other register (PR1) has 2,048 bits (128 words) that are all user programmable. To program block B in PR0 or to program PR1 register, a two-bus cycle command must be used as shown in the Command Definition table on page 19. To lock out block B in PRO or to lock out PR1, a two-bus cycle command must also be used as shown in the Command Definition table. To lock out block B in PRO, the address used in the second bus cycle is 080h and data bit D1 must be zero during the second bus cycle. All other data bits during the second bus cycle are don't cares. To lock out PR1, the address used in the second bus cycle is 089h, and sixteen bits of data are programmed. If all of these bits are programmed to a zero, the register is locked. After being locked, the protection register cannot be unlocked. To determine whether block B in PRO or PR1 is locked out, the Status of Protection PR0 (block B) or PR1 command is given. For block B in PRO, if data bit D1 is zero, block B is locked. If data bit D1 is one, block B can be reprogrammed. For PR1, sixteen bits of data are read out. If all sixteen bits are 0s, the register is locked. To read a protection register, the Product ID Entry command is given followed by a nor-
12
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
mal read operation from an address within the protection register. After determining whether a register is protected or not or reading the protection register, the Read command must be given to return to the read mode.
6.17
Common Flash Interface (CFI)
CFI is a published, standardized data structure that may be read from a flash device. CFI allows system software to query the installed device to determine the configurations, various electrical and timing parameters, and functions supported by the device. CFI is used to allow the system to learn how to interface to the flash device most optimally. The two primary benefits of using CFI are ease of upgrading and second source availability. The command to enter the CFI Query mode is a one-bus cycle command which requires writing data 98h to any address. The CFI Query command can be written when the device is ready to read data or can also be written when the part is in the product ID mode. Once in the CFI Query mode, the system can read CFI data at the addresses given in Table 27. on page 33. To return to the read mode, the read command should be issued.
6.18
Hardware Data Protection
Hardware features protect against inadvertent programs to the AT52SC1283J/1284J in the following ways: (a) VCC sense: if VCC is below 1.2V (typical), the device is reset and the program and erase functions are inhibited. (b) VCC power-on delay: once VCC has reached the VCC sense level, the device will automatically time-out 10 ms (typical) before programming. (c) Program inhibit: holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle. (e) VPP is less than VILPP.
6.19
Input Levels
While operating with a 1.7V to 1.95V power supply, the address inputs and control inputs (OE, CE and WE) may be driven from 0 to 2.5V without adversely affecting the operation of the device. The I/O lines can be driven from 0 to VCCQ + 0.3V.
6.20
Output Levels
For the AT52SC1283J/1284J, output high levels are equal to VCCQ - 0.1V (not VCC). VCCQ must be regulated between 1.8V - 1.95V.
13
3530B-STKD-2/4/05
6.21
Word Program Flowchart
Start
6.22
Word Program Procedure
Command Program Setup Data Comments Data = 40 Addr = Location to program Data = Data to program Addr = Location to program Status register data: Toggle CE or OE to update status register Check SR7 1 = WSM Ready 0 = WSM Busy
Bus Operation Write
Write 40, Word Address
(Setup)
Write
Write Data, Word Address Read Status Register
No (Confirm)
Read
Program Suspend Loop
None
Idle
Yes
None
SR7 =
1
0
Suspend?
Full Status Check (If Desired)
Repeat for subsequent Word Program operations. Full status register check can be done after each program, or after a sequence of program operations. Write FF after the last operation to set to the Read state.
Program Complete
6.23
Full Status Check Flowchart
Read Status Register
6.24
Full Status Check Procedure
Command None None Comments Check SR3: 1 = VPP Error Check SR4: 1 = Data Program Error Check SR1: 1 = Sector locked; operation aborted
Bus Operation Idle
SR3 =
0
1
VP P Range Error
Idle
SR4 =
0
1
Program Error
Idle
None
SR1 =
0
1
Device Protect Error
SR3 MUST be cleared before the Write State Machine allows further program attempts. If an error is detected, clear the status register before continuing operations - only the Clear Status Register command clears the status register error bits.
Program Successful
14
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
6.25 Program Suspend/Resume Flowchart
Start
6.26
Program Suspend/Resume Procedure
Command Program Suspend Read Status Comments Data = B0 Addr = Sector address to Suspend (SA) Data = 70 Addr = Any address within the Same Plane Status register data: Toggle CE or OE to update status register Addr = Any address Check SR7 1 = WSM Ready 0 = WSM Busy Check SR2 1 = Program suspended 0 = Program completed Data = FF Addr = Any address within the Suspended Plane Read data from any sector in the memory other than the one being programmed Data = D0 Addr = Any address
Bus Operation
(Program Suspend)
Write B0 Any Address
Write
Write 70 Any Address (Read Status) within the Same Plane Read Status Register
Write
Read
SR7 =
1 0 0
None
SR2 =
1
Program Completed
Idle
None
Write FF Suspend Plane
(Read Array)
Idle
None
Read Data
Write FF
(Read Array)
Write
Read Array
Done Reading
Yes
No
Read Data
Read
(Program Resume)
None Program Resume
Write D0 Any Address
Write
Program Resumed
If the Suspend Plane was placed in Read mode: Read Status Return Plane to Status mode: Data = 70 Addr = Any address within the Same Plane
Write 70H Any Address within the Same Plane
(Read Status)
Write
15
3530B-STKD-2/4/05
6.27
Erase Suspend/Resume Flowchart
Start
6.28
Erase Suspend/Resume Procedure
Command Erase Suspend Read Status Comments Data = B0 Addr = Any address within the Same Plane Data = 70 Addr = Any address Status register data: Toggle CE or OE to update status register Addr = Any address within the Same Plane Check SR7 1 = WSM Ready 0 = WSM Busy Check SR6 1 = Erase suspended 0 = Erase completed Data = FF or 40 Addr = Any address Read or program data from/to sector other than the one being erased Data = D0 Addr = Any address
Bus Operation
(Erase Suspend)
Write B0, Any Address
Write
Write 70, Any Address Read Status Register
(Read Status)
Write
SR7 =
1
0
Read
None
SR6 =
1
0
Erase Completed
Idle
None
Read or Program? Read
No Program Loop
Idle
None
Done?
Yes (Erase Resume)
Write Read or Write Write
Read or Program None Program Resume
Write D0, Any Address Erase Resumed
Write FF
(Read Array)
Read Array Data
Write 70H Any Address within the Same Plane
(Read Status)
If the Suspended Plane was placed in Read mode or a Program loop: Read Status Return Plane to Status mode: Data = 70 Addr = Any address within the Same Plane
Write
16
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
6.29 Sector Erase Flowchart
Start
6.30
Sector Erase Procedure
Command Sector Erase Setup Erase Confirm None Comments Data = 20 Addr = Sector to be erased (SA) Data = D0 Addr = Sector to be erased (SA) Status register data: Toggle CE or OE to update status register data Check SR7 1 = WSMS Ready 0 = WSMS Busy
Bus Operation
(Sector Erase)
Write 20, Sector Address
Write
Write D0, (Erase Confirm) Sector Address Read Status Register
No
Write
Suspend Erase Loop
Read
SR7 =
1
0
Suspend Erase
Yes
Idle
None
Full Erase Status Check (If Desired)
Sector Erase Complete
Repeat for subsequent sector erasures. Full status register check can be done after each sector erase, or after a sequence of sector erasures. Write FF after the last operation to enter read mode.
6.31
Full Erase Status Check Flowchart
Read Status Register
1
6.32
Full Erase Status Check Procedure
Command None Comments Check SR3: 1 = VPP Range Error Check SR4, SR5: Both 1 = Command Sequence Error Check SR5: 1 = Sector Erase Error Check SR1: 1 = Attempted erase of locked sector; erase aborted.
Bus Operation
VP P Range Error Command Sequence Error
SR3 =
0
SR4, SR5=
Idle
1,1
Idle
None
0
SR5 =
0
1
Sector Erase Error
Idle
None
SR1 =
0
1
Sector Locked Error
Idle
None
Sector Erase Successful
SR1, SR3 must be cleared before the Write State Machine allows further erase attempts. Only the Clear Status Register command clears SR1, SR3, SR4, SR5. If an error is detected, clear the status register before attempting an erase retry or other error recovery.
17
3530B-STKD-2/4/05
6.33
Protection Register Programming Flowchart
Start
6.34
Protection Register Programming Procedure
Command Program PR Setup Protection Program None Comments Data = C0 Addr = First Location to Program Data = Data to Program Addr = Location to Program Status register data: Toggle CE or OE to update status register data Check SR7 1 = WSMS Ready 0 = WSMS Busy
Bus Operation
(Program Setup)
Write C0, PR Address
Write Write
Write PR Address & Data
(Confirm Data)
Read Status Register
Read
SR7 =
1
0
Idle
None
Full Status Check (If Desired)
Program Complete
Program Protection Register operation addresses must be within the protection register address space. Addresses outside this space will return an error. Repeat for subsequent programming operations. Full status register check can be done after each program, or after a sequence of program operations. Write FF after the last operation to return to the Read mode.
6.35
Full Status Check Flowchart
Read Status Register Data
6.36
Full Status Check Procedure
Command None None Comments Check SR1, SR3, SR4: 0,1,1 = VPP Range Error Check SR1, SR3, SR4: 0,0,1 = Programming Error Check SR1, SR3, SR4: 1, 0,1 = Sector locked; operation aborted
Bus Operation
1, 1
SR3, SR4 =
0
VP P Range Error
Idle Idle
SR1, SR4 =
0, 1
Program Error
Idle
0
None
SR1, SR4 =
0
1, 1
Register Locked; Program Aborted
Program Successful
SR3 must be cleared before the Write State Machine allows further program attempts. Only the Clear Status Register command clears SR1, SR3, SR4. If an error is detected, clear the status register before attempting a program retry or other error recovery.
18
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
7. Command Definition Table
Bus Cycles 1 2 2 2 2
(5)
1st Bus Cycle Addr PA(2) XX XX SA(3) Addr(4) Addr0 XX PA(2) PA(2) SA SA
(3) (3)
2nd Bus Cycle Data FF 21 22 20 40/10 E0 B0 D0 90 60 60 60 70 50 C0 C0 C0 90 90 60 90 98 Addr(9) 80 89 000080 000089 PA(7)+Addr(12) PAX005(7) DIN FFFD 0000 DOUT(10) DOUT(11) 03 DOUT SA(3) SA
(3)
3rd Bus Cycle Data Addr Data
Command Sequence Read Chip Erase Plane Erase Sector Erase Word Program Dual Word Program
Addr
Addr Addr SA(3) Addr(4) Addr0
D0 D0 D0 DIN DIN0 Addr1 DIN1
3 1 1 1 2 2 2 2 1 2 2 2 2 2 2 2 1
Erase/Program Suspend Erase/Program Resume Product ID Entry(6)(7) Sector Softlock Sector Hardlock Sector Unlock Read Status Register Clear Status Register Program PR0 (Block B) or PR1 Lock Protection PR0 - Block B Lock Protection PR1 Status of Protection PR0 (Block B) Status of Protection PR1 Program Burst Configuration Register Read Burst Configuration Register CFI Query Notes:
01 2F D0 DOUT(8)
SA(3) PA(2) XX Addr 80 XX 000080 000089 PA(7)+Addr(12) PA(7) XX
(9)
SA(3) PA(7)
1. The DATA FORMAT shown for each bus cycle is as follows; I/O7 - I/O0 (Hex). I/O15 - I/O8 are don't care. The ADDRESS FORMAT shown for each bus cycle is as follows: A7 - A0 (Hex). Address A22 through A8 are don't care. 2. PA is the plane address (A22 - A18). Any address within a plane can be used. 3. SA = sector address. Any word address within a sector can be used to designate the sector address (see pages 23 - 27 for details). 4. The first bus cycle address should be the same as the word address to be programmed. 5. This fast programming option enables the user to program two words in parallel only when VPP = 10V. The addresses, Addr0 and Addr1, of the two words, DIN0 and DIN1, must only differ in address A0. This command should be used during manufacturing purposes only. 6. During the second bus cycle, the manufacturer code is read from address PA+00000H, the device code is read from address PA+00001H, and the data in the protection register is read from addresses 000081H - 000088H and 00008AH - 000109H. 7. The plane address should be the same during the first and second bus cycle. 8. The status register bits are output on I/O7 - I/O0. 9. Any address within the user programmable protection register region. Please see "Protection Register Addressing Table" on page 20. 10. If data bit D1 is "0", block B is locked. If data bit D1 is "1", block B can be reprogrammed. 11. DOUT represents 16 bits of data. If all data bits are "0s", the register is locked. 12. See "Burst Configuration Register" on page 21. Bits B15 - B0 of the burst configuration register determine A15 - A0. Addresses A16 - A22 can select any plane.
19
3530B-STKD-2/4/05
8. Protection Register Addressing Table
Address 81 82 83 PR0 84 85 86 87 88 Use Factory Factory Factory Factory User User User User Block A A A A B B B B A8 0 0 0 0 0 0 0 0 A7 1 1 1 1 1 1 1 1 A6 0 0 0 0 0 0 0 0 A5 0 0 0 0 0 0 0 0 A4 0 0 0 0 0 0 0 0 A3 0 0 0 0 0 0 0 1 A2 0 0 0 1 1 1 1 0 A1 0 1 1 0 0 1 1 0 A0 1 0 1 0 1 0 1 0
8A * * * 91 92 * * * A1
User
0 * * *
1
0
0
0
1
0
1
0
User User
0 0 * * *
1 1
0 0
0 0
1 1
0 0
0 0
0 1
1 0
PR1
User * * *
0
1
0
1 * * *
0
0
0 * * *
0
1
102 * * * 109 Note:
User
1 * * *
0
0
0
0
0
0
1
0
User
1
0
0
0
0
1
0
0
1
1. All address lines not specified in the above table must be 0 when accessing the Protection Register, i.e., A22 - A9 = 0.
20
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
9. Burst Configuration Register
B15 B14 0 1(1) 0(1) 010 011 100 101 110(1) 0 1(1)(3) 0 1(1) 0 1(1) 1(1) 0 1(1) 00(1) 0 1(1) 001 010 011 111(1)
(2)
Synchronous Burst Reads Enabled Asynchronous Reads Enabled Four-word Page Clock Latency of Two Clock Latency of Three Clock Latency of Four Clock Latency of Five Clock Latency of Six WAIT Signal is Asserted Low WAIT Signal is Asserted High Hold Data for One Clock Hold Data for Two Clocks WAIT Asserted during Clock Cycle in which Data is Valid WAIT Asserted One Clock Cycle before Data is Valid Linear Burst Sequence Burst Starts and Data Output on Falling Clock Edge Burst Starts and Data Output on Rising Clock Edge Reserved for Future Use Wrap Burst Within Burst length set by B2 - B0 Don't Wrap Accesses Within Burst Length set by B2 - B0 Four-word Burst Eight-word Burst Sixteen-word Burst Continuous Burst
B13 - B11:
B10 B9 B8 B7 B6 B5 - B4 B3
B2 - B0
Notes:
1. Default State 2. Burst configuration setting of B13 - B11 = 010 (clock latency of two), B9 = 1 (hold data for two clock cycles) and B8 = 1 (WAIT asserted one clock cycle before data is valid) is not supported. 3. Data is not ready when WAIT is asserted.
10. Clock Latency versus Input Clock Frequency
Minimum Clock Latency (Minimum Number of Clocks Following Address Latch) 5, 6 4 2, 3 Input Clock Frequency 66 MHz 61 MHz 40 MHz
Figure 10-1. Output Configuration
CLK 1 CLK Data Hold (B9 = 0) 2 CLK Data Hold (B9 = 1) I/00 - I/015 VALID OUTPUT VALID OUTPUT VALID OUTPUT VALID OUTPUT VALID OUTPUT
I/00 - I/015
21
3530B-STKD-2/4/05
11. Sequence and Burst Length Table
Burst Addressing Sequence (Decimal) 4-word Burst Length B2 - B0 = 001 Linear 0-1-2-3 1-2-3-0 2-3-0-1 3-0-1-2 8-word Burst Length B2 - B0 = 010 Linear 0-1-2-3-4-5-6-7 1-2-3-4-5-6-7-0 2-3-4-5-6-7-0-1 3-4-5-6-7-0-1-2 4-5-6-7-0-1-2-3 5-6-7-0-1-2-3-4 6-7-0-1-2-3-4-5 7-0-1-2-3-4-5-6
*** *** ***
Start Addr. (Decimal) 0 1 2 3 4 5 6 7
***
Wrap B3 = 0 0 0 0 0 0 0 0 0
***
Wrap B3 = 1
16-word Burst Length B2 - B0 = 011 Linear 0-1-2* * *14-15 1-2-3* * *14-15-0 2-3-4* * *15-0-1 3-4-5* * *15-0-1-2 4-5-6* * *15-0-1-2-3 5-6-7* * *15-0-1* * *4 6-7-8* * *15-0-1* * *5 7-8-9* * *15-0-1* * *6
***
Continuous Burst B2 - B0 = 111 Linear 0-1-2-3-4-5-6* * * 1-2-3-4-5-6-7* * * 2-3-4-5-6-7-8* * * 3-4-5-6-7-8-9* * * 4-5-6-7-8-9-10* * * 5-6-7-8-9-10-11* * * 6-7-8-9-10-11-12* * * 7-8-9-10-11-12-13* * *
***
14 15
***
0 0
*** *** *** ***
14-15-0-1* * *13 15-0-1-2-3* * *14
***
14-15-16-17-18-19-20 15-16-17-18-19-20-21
***
0 1 2 3 4 5 6 7
*** ***
1 1 1 1 1 1 1 1
***
0-1-2-3 1-2-3-4 2-3-4-5 3-4-5-6
0-1-2-3-4-5-6-7 1-2-3-4-5-6-7-8 2-3-4-5-6-7-8-9 3-4-5-6-7-8-9-10 4-5-6-7-8-9-10-11 5-6-7-8-9-10-11-12 6-7-8-9-10-11-12-13 7-8-9-10-11-12-13-14
0-1-2* * *14-15 1-2-3* * *15-16 2-3-4* * *16-17 3-4-5* * *17-18 4-5-6* * *18-19 5-6-7* * *19-20 6-7-8* * *20-21 7-8-9* * *21-22
***
0-1-2-3-4-5-6* * * 1-2-3-4-5-6-7* * * 2-3-4-5-6-7-8* * * 3-4-5-6-7-8-9* * * 4-5-6-7-8-9-10* * * 5-6-7-8-9-10-11* * * 6-7-8-9-10-11-12* * * 7-8-9-10-11-12-13* * *
***
***
***
14 15
1 1
14-15* * *28-29 15-16* * *29-30
14-15-16-17-18-19-20 15-16-17-18-19-20-21
22
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
12. Memory Organization - AT52SC1283J/1284J
Plane Plane Size (Bits) Sector SA0 SA1 SA2 SA3 SA4 SA5 SA6 0 4M SA7 SA8 SA9 Size Words 4K 4K 4K 4K 4K 4K 4K 4K 32K 32K x16 Address Range (A22 - A0) 00000 - 00FFF 01000 - 01FFF 02000 - 02FFF 03000 - 03FFF 04000 - 04FFF 05000 - 05FFF 06000 - 06FFF 07000 - 07FFF 08000 - 0FFFF 10000 - 17FFF
* * *
SA13 SA14 1 SA15 4M
* * *
32K 32K 32K
* * *
30000 - 37FFF 38000 -3FFFF 40000 - 47FFF
* * *
1 2
* * *
SA22 SA23
* * *
32K 32K
* * *
78000 - 7FFFF 80000 - 87FFF
* * *
2 3
4M
* * *
SA30 SA31
* * *
32K 32K
* * *
B8000 - BFFFF C0000 - C7FFF
* * *
3 4
4M
* * *
SA38 SA39
* * *
32K 32K
* * *
F8000 - FFFFF 100000 - 107FFF
* * *
4 5
4M
* * *
SA46 SA47
* * *
32K 32K
* * *
138000 - 13FFFF 140000 - 147FFF
* * *
5
4M
* * *
SA54
* * *
32K
* * *
178000 - 17FFFF
23
3530B-STKD-2/4/05
12. Memory Organization - AT52SC1283J/1284J (Continued)
Plane 6 Plane Size (Bits) Sector SA55 4M Size Words 32K x16 Address Range (A22 - A0) 180000 - 187FFF
* * *
6 7
* * *
SA62 SA63
* * *
32K 32K
* * *
1B8000 - 1BFFFF 1C0000 - 1C7FFF
* * *
7 8
4M
* * *
SA70 SA71
* * *
32K 32K
* * *
1F8000 - 1FFFFF 200000-207FFF
* * *
8 9
4M
* * *
SA78 SA79
* * *
32K 32K
* * *
238000 - 23FFFF 240000 - 247FFF
* * *
9 10
4M
* * *
SA86 SA87
* * *
32K 32K
* * *
278000 - 27FFFF 280000 - 287FFF
* * *
10 11
4M
* * *
SA94 SA95
* * *
32K 32K
* * *
2B8000 - 2BFFFF 2C0000 - 2C7FFF
* * *
11 12
4M
* * *
SA102 SA103
* * *
32K 32K
* * *
2F8000 - 2FFFFF 300000 - 307FFF
* * *
12 13
4M
* * *
SA110 SA111
* * *
32K 32K
* * *
338000 - 33FFFF 340000 - 347FFF
* * *
13
4M
* * *
SA118
* * *
32K
* * *
378000 - 37FFFF
24
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
12. Memory Organization - AT52SC1283J/1284J (Continued)
Plane 14 Plane Size (Bits) Sector SA119 4M Size Words 32K x16 Address Range (A22 - A0) 380000 - 387FFF
* * *
14 15
* * *
SA126 SA127
* * *
32K 32K
* * *
3B8000 - 3BFFFF 3C0000 - 3C7FFF
* * *
15 16
4M
* * *
SA134 SA135
* * *
32K 32K
* * *
3F8000 - 3FFFFF 400000 - 407FFF
* * *
16 17
4M
* * *
SA142 SA143
* * *
32K 32K
* * *
438000 - 43FFFF 440000 - 447FFF
* * *
17 18
4M
* * *
SA150 SA151
* * *
32K 32K
* * *
478000 - 47FFFF 480000 - 487FFF
* * *
18 19
4M
* * *
SA158 SA159
* * *
32K 32K
* * *
4B8000 - 4BFFFF 4C0000 - 4C7FFF
* * *
19 20
4M
* * *
SA166 SA167
* * *
32K 32K
* * *
4F8000 - 4FFFFF 500000 - 507FFF
* * *
20 21
4M
* * *
SA174 SA175
* * *
32K 32K
* * *
538000 - 53FFFF 540000 - 547FFF
* * *
21
4M
* * *
SA182
* * *
32K
* * *
578000 - 57FFFF
25
3530B-STKD-2/4/05
12. Memory Organization - AT52SC1283J/1284J (Continued)
Plane 22 Plane Size (Bits) Sector SA183 4M Size Words 32K x16 Address Range (A22 - A0) 580000 - 587FFF
* * *
22 23
* * *
SA190 SA191
* * *
32K 32K
* * *
5B8000 - 5BFFFF 5C0000 - 5C7FFF
* * *
23 24
4M
* * *
SA198 SA199
* * *
32K 32K
* * *
5F8000 - 5FFFFF 600000 - 607FFF
* * *
24 25
4M
* * *
SA206 SA207
* * *
32K 32K
* * *
638000 - 63FFFF 640000 - 647FFF
* * *
25 26
4M
* * *
SA214 SA215
* * *
32K 32K
* * *
678000 - 67FFFF 680000 - 687FFF
* * *
26 27
4M
* * *
SA222 SA223
* * *
32K 32K
* * *
6B8000 - 6BFFFF 6C0000 - 6C7FFF
* * *
27 28
4M
* * *
SA230 SA231
* * *
32K 32K
* * *
6F8000 - 6FFFFF 700000 - 707FFF
* * *
28 29
4M
* * *
SA238 SA239
* * *
32K 32K
* * *
738000 - 73FFFF 740000 - 747FFF
* * *
29
4M
* * *
SA246
* * *
32K
* * *
778000 - 77FFFF
26
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
12. Memory Organization - AT52SC1283J/1284J (Continued)
Plane 30 Plane Size (Bits) Sector SA247 4M Size Words 32K x16 Address Range (A22 - A0) 780000 - 787FFF
* * *
30 31
* * *
SA254 SA255 SA256
* * *
32K 32K 32K
* * *
7B8000 - 7BFFFF 7C0000 - 7C7FFF 7C8000 - 7CFFFF
* * *
* * *
SA261 SA262 4M SA263 SA264
* * *
32K 4K 4K 4K 4K 4K 4K 4K 4K
* * *
7F0000 - 7F7FFF 7F8000 - 7F8FFF 7F9000 - 7F9FFF 7FA000 - 7FAFFF 7FB000 - 7FBFFF 7FC000 - 7FCFFF 7FD000 - 7FDFFF 7FE000 - 7FEFFF 7FF000 - 7FFFFF
31
SA265 SA266 SA267 SA268 SA269
27
3530B-STKD-2/4/05
13. Operating Modes
Mode Read Program/Erase
(3)
CE VIL VIL VIL VIL
OE VIL VIH X X
WE VIH VIL VIH X
RESET VIH VIH VIH X
VPP(4) X VIHPP X VILPP(6) X
(5)
Ai Ai Ai
I/O DOUT DIN
PSRAM Operation
Program Inhibit
PSRAM Must Be High-Z A0 = VIL, A1 - A22 = VIL A0 = VIH, A1 - A22 = VIL Manufacturer Code(3) Device Code(3) High Z High Z X High Z Any PSRAM Operation is Allowed
Software Product Identification Standby/Program Inhibit Output Disable Reset Notes: 1. 2. 3. 4. 5. 6.
VIL
VIL
VIH
VIH
VIH X X
X(1) VIH X
X X X
VIH VIH VIL
X X X
X
X can be VIL or VIH.
Refer to AC programming waveforms. Manufacturer Code: 001FH; Device Code: 00BBH The VPP pin can be tied to VCC. For faster programming operations, VPP can be set to 9.5V 0.5V. VIHPP (min) = 0.9V. VILPP (max) = 0.4V.
28
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
14. DC Characteristics
Symbol ILI ILO ISB1 ICC(1) ICCRE ICCRW VIL VIH VOL Parameter Input Load Current Output Leakage Current VCC Standby Current CMOS VCC Active Current VCC Read While Erase Current VCC Read While Write Current Input Low Voltage Input High Voltage Output Low Voltage IOL = 100 A IOL = 2.1 mA IOH = -100 A IOH = -400 A VCCQ - 0.1 1.4 VCCQ - 0.3 0.1 0.25 Condition VIN = 0V to VCC VI/O = 0V to VCC CE = VCCQ - 0.3V to VCC f = 66 MHz; IOUT = 0 mA f = 66 MHz; IOUT = 0 mA f = 66 MHz; IOUT = 0 mA Min Max 1 1 20 30 50 50 0.4 Units A A A mA mA mA V V V
VOH
Output High Voltage
V
Note:
1. In the erase mode, ICC is 30 mA.
15. Input Test Waveforms and Measurement Level
1.4V AC DRIVING LEVELS 0.4V 0.9V Output AC Measurement Level
tR, tF < 5 ns
16. Output Test Load
VCCQ 1.8K OUTPUT PIN 1.3K
30 pF
17. Pin Capacitance
f = 1 MHz, T = 25C(1)
Typ CIN COUT Note: 4 8 Max 6 12 Units pF pF Conditions VIN = 0V VOUT = 0V
1. This parameter is characterized and is not 100% tested.
29
3530B-STKD-2/4/05
18. AC Asynchronous Read Timing Characteristics
Symbol tACC1 tACC2 tCE tOE tAHAV tAVLP tAVHP tAAV tDF tOH tRO Parameter Access, AVD To Data Valid Access, Address to Data Valid Access, CE to Data Valid OE to Data Valid Address Hold from AVD AVD Low Pulse Width AVD High Pulse Width Address Valid to AVD CE, OE High to Data Float Output Hold from OE, CE or Address, Whichever Occurred First RESET to Output Delay 150 9 10 10 7 25 Min Max 70 70 70 20 Units ns ns ns ns ns ns ns ns ns ns ns
19. AVD Pulsed Asynchronous Read Cycle Waveform(1)(2)
tCE CE tDF I/O0-I/O15 tACC2 A2 -A22 tAAV tAHAV tACC2 A0 -A1 tAAV tAVHP tAVLP tACC1 OE tRO RESET tOE tAHAV DATA VALID tDF
AVD
(1)
Notes:
1. After the high-to-low transition on AVD, AVD may remain low as long as the address is stable. 2. CLK may be static high or static low.
20. Asynchronous Read Cycle Waveform(1)(2)(3)(4)
tRC A0 - A22 ADDRESS VALID
CE
tCE OE tOE tDF tACC2 tRO HIGH Z OUTPUT VALID tOH
RESET
I/O0 - I/O15
Notes:
1. CE may be delayed up to tACC - tCE after the address transition without impact on tACC. 2. OE may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE or by tACC - tOE after an address change without impact on tACC. 3. tDF is specified from OE or CE, whichever occurs first (CL = 5 pF). 4. AVD and CLK should be tied low.
30
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
21. AC Asynchronous Read Timing Characteristics
Symbol tACC1 tACC2 tCE tOE tAHAV tAVLP tAVHP tAAV tDF tRO tPAA Parameter Access, AVD To Data Valid Access, Address to Data Valid Access, CE to Data Valid OE to Data Valid Address Hold from AVD AVD Low Pulse Width AVD High Pulse Width Address Valid to AVD CE, OE High to Data Float RESET to Output Delay Page Address Access Time 9 10 10 7 25 150 20 Min Max 70 70 70 20 Units ns ns ns ns ns ns ns ns ns ns ns
22. Page Read Cycle Waveform 1(1)
tCE CE tDF I/O0-I/O15 tACC2 A2 -A22 tAAV tAHAV tACC2 A0 -A1 tAAV tAVHP tAVLP tACC1 OE tRO RESET tOE tAHAV tPAA DATA VALID tDF
AVD
(1)
Note:
1. After the high-to-low transition on AVD, AVD may remain low as long as the page address is stable.
23. Page Read Cycle Waveform 2(1)
tCE CE tDF I/O0-I/O15 tACC2 A2 -A22 tPAA tACC2 A0 -A1 DATA VALID tDF
AVD
(1)
VIL tOE tRO RESET
OE
Note:
1. AVD may remain low as long as the page address is stable.
31
3530B-STKD-2/4/05
24. AC Burst Read Timing Characteristics
Symbol tCLK tCKH tCKL tCKRT tCKFT tACK tAVCK tCECK tCKAV tQHCK tAHCK tCKRY tCESAV tAAV tAHAV tCKQV tCEQZ Parameter CLK Period CLK High Time CLK Low Time CLK Rise Time CLK Fall Time Address Valid to Clock AVD Low to Clock CE Low to Clock Clock to AVD High Output Hold from Clock Address Hold from Clock Clock to WAIT Delay CE Setup to AVD Address Valid to AVD Address Hold From AVD CLK to Data Delay CE High to Output High-Z 10 10 9 13 10 7 7 7 3 3 8 13 Min 15 4 4 3.5 3.5 Max Units ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
25. Burst Read Cycle Waveform
tCLK CLK tAHCK tCECK CE tCE tCESAV tAVCK AVD
(2)
tCKH ... ... tCKL
...
tACK
tCKAV tAAV
tAHAV tQHCK D13 ... D14
tCKQV
tCEQZ
I/O0-I/O15
D15
D16
D17
A0-A22
OE tCKRY WAIT
(1)
tCKRY
Notes:
1. The WAIT signal (dashed line) shown is for a burst configuration register setting of B10 and B8 = 0. The WAIT Signal (solid line) shown is for a burst configuration setting of B10 = 1 and B8 = 0. 2. After the high-to-low transition on AVD, AVD may remain low.
32
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
26. Burst Read Waveform (Clock Latency of 3)
A CLK B C D E F G
CE
AVD
OE
A0-A22
VALID
I/O0-I/O15
D13
D14
D15
D16
D17
D18
WAIT
(1)
HIGH Z
HIGH Z
Note:
1. Dashed line reflects a B10 and B8 setting of 0 in the configuration register. Solid line reflects a B10 setting of 1 and B8 setting of 1 in the configuration register.
27. Hold Data for 2 Clock Cycles Read Waveform (Clock Latency of 3)
AVD
CLK
CE
OE
A0-A22
A9
I/O0-I/O15
D13
D14
D15
D16
WAIT
(1)
Note:
1. Dashed line reflects a burst configuration register setting of B10 and B8 = 1, B9 = 1. Solid line reflects a burst configuration register setting of B10 = 1, B9 and B8 = 1
33
3530B-STKD-2/4/05
28. Four-word Burst Read Waveform (Clock Latency of 4)
A CLK B C
CE
AVD
OE
A0-A22
VALID
I/O0-I/O15
(1)
D0 HIGH Z
D1
D2
D3 HIGH Z
WAIT
Note:
1. The WAIT signal shown is for a burst configuration register of B10 and B8 = 1.
29. Burst Suspend Waveform
tCLK CLK
(2)
tCKH tCKL
... tAHCK tCECK
CE tCE tCEAV tAVCK AVD tACK tCKAV tAAV I/O0-I/O15 tAHAV tQHCK D0 D1 D1 D2 tCKQV tCEQZ
A0-A22 tDF OE tOE
WAIT (2)
Notes:
1. The WAIT signal (dashed line) shown is for a burst configuration register setting of B10 and B8 = 0. The WAIT Signal (solid line) shown is for a burst configuration setting of B10 = 1 and B8 = 0. 2. During Burst Suspend, CLK signal can be held low or high.
34
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
30. AC Word Load Characteristics 1
Symbol tAAV tAHAV tAVLP tDS tDH tCESAV tWP tWPH tWEAV tCEAV Parameter Address Valid to AVD High Address Hold Time from AVD High AVD Low Pulse Width Data Setup Time Data Hold Time CE Setup to AVD CE or WE Low Pulse Width CE or WE High Pulse Width WE High Time to AVD Low CE High Time to AVD Low Min 10 9 10 50 0 10 35 25 25 25 Max Units ns ns ns ns ns ns ns ns ns ns
31. AC Word Load Waveforms 1
31.1 WE Controlled(1)
CE
I/O0-I/O15
DATA VALID
A0 -A22 tAAV tAHAV AVD tAVLP tDS tDH tWEAV tWP WE
Note:
1. After the high-to-low transition on AVD, AVD may remain low as long as the CLK input does not toggle.
31.2
CE Controlled(1)
WE
I/O0-I/O15
DATA VALID
A0 -A22 tAAV tAHAV AVD tAVLP tCESAV CE tWP tDS tDH tCEAV
Note:
1. After the high-to-low transition on AVD, AVD may remain low as long as the CLK input does not toggle.
35
3530B-STKD-2/4/05
32. AC Word Load Characteristics 2
Symbol tAS tAH tDS tDH tWP tWPH Parameter Address Setup Time to WE and CE High Address Hold Time Data Setup Time Data Hold Time CE or WE Low Pulse Width CE or WE High Pulse Width Min 50 0 50 0 35 25 Max Units ns ns ns ns ns ns
33. AC Word Load Waveforms 2
33.1 WE Controlled(1)
CE
I/O0 - I/O15
DATA VALID
A0 - A22
WE
AVD
VIL
Note:
1. The CLK input should not toggle.
33.2
CE Controlled(1)
WE
I/O0 - I/O15
DATA VALID
A0 - A22
CE
AVD
VIL
Note:
1. The CLK input should not toggle.
36
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
34. Program Cycle Characteristics
Symbol tBP tSEC1 tSEC2 tES tPS tERES Parameter Word Programming Time Sector Erase Cycle Time (4K word sectors) Sector Erase Cycle Time (32K word sectors) Erase Suspend Time Program Suspend Time Delay between Erase Resume and Erase Suspend 500 Min Typ 22 200 800 15 10 Max Units s ms ms s s s
35. Program Cycle Waveforms
PROGRAM CYCLE
OE
CE
tWP tBP
WE
tAS
tWPH tDH tAH
(1)
A0 - A22
XX
ADDRESS
tWC
tDS
INPUT DATA
I/O0 - I/O15
Note 3
AVD
VIL
36. Sector, Plane or Chip Erase Cycle Waveforms
OE
(2)
CE
tWP
WE
tAS
tWPH tDH tAH
(1)
A0 - A22
XX
Note 4
tWC
tDS
tSEC1/2
D0
I/O0 - I/O15
Note 5 WORD 0
WORD 1
AVD
VIL
Notes:
1. 2. 3. 4.
Any address can be used to load data. OE must be high only when WE and CE are both low. The data can be 40H or 10H. For chip erase, any address can be used. For plane erase or sector erase, the address depends on what plane or sector is to be erased. 5. For chip erase, the data should be 21H, for plane erase, the data should be 22H, and for sector erase, the data should be 20H.
37
3530B-STKD-2/4/05
37. Common Flash Interface Definition Table
Address 10h 11h 12h 13h 14h 15h 16h 17h 18h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh 20h 21h 22h 23h 24h 25h 26h 27h 28h 29h 2Ah 2Bh 2Ch 2Dh 2Eh 2Fh 30h 31h 32h 33h 34h 35h 36h 37h 38h AT52SC1283J/1284J 0051h 0052h 0059h 0003h 0000h 0041h 0000h 0000h 0000h 0000h 0000h 0016h 0019h 0090h 00A0h 0004h 0000h 0009h 0011h 0004h 0000h 0003h 0003h 0018h 0001h 0000h 0000h 0000h 0003h 0007h 0000h 0020h 0000h 00FDh 0000h 0000h 0001h 0007h 0000h 0020h 0000h Typ block erase - 500 ms Typ chip erase - 131,000 ms Max word write/typ time n/a Max block erase/typ block erase Max chip erase/ typ chip erase Device size x16 device x16 device Multiple byte write not supported Multiple byte write not supported 3 regions, x = 3 8K bytes, Y = 7 8K bytes, Y = 7 8K bytes, Z = 32 8K bytes, Z = 32 64K bytes, Y = 253 64K bytes, Y = 253 64K bytes, Z = 256 64K bytes, Z = 256 8K bytes, Y = 7 8K bytes, Y = 7 8K bytes, Z = 32 8K bytes, Z = 32 VCC min write/erase VCC max write/erase VPP min voltage VPP max voltage Typ word write - 22 s Comments "Q" "R" "Y"
38
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
37. Common Flash Interface Definition Table (Continued)
Address AT52SC1283J/1284J Comments VENDOR SPECIFIC EXTENDED QUERY 41h 42h 43h 44h 45h 46h 0050h 0052h 0049h 0031h 0030h 00BFh "P" "R" "I" Major version number, ASCII Minor version number, ASCII Bit 0 - chip erase supported, 0 - no, 1 - yes Bit 1 - erase suspend supported, 0 - no, 1 - yes Bit 2 - program suspend supported, 0 - no, 1 - yes Bit 3 - simultaneous operations supported, 0 - no, 1 - yes Bit 4 - burst mode read supported, 0 - no, 1 - yes Bit 5 - page mode read supported, 0 - no, 1 - yes Bit 6 - queued erase supported, 0 - no, 1 - yes Bit 7 - protection bits supported, 0 - no, 1 - yes 47h 0002h Bit 8 - top ("0"), bottom ("1"), or both top and bottom ("2") boot block device Undefined bits are "0" Bit 0 - 4 word linear burst with wrap around, 0 - no, 1 - yes Bit 1 - 8 word linear burst with wrap around, 0 - no, 1 - yes 48h 000Fh Bit 2 - 16 word linear burst with wrap around, 0 - no, 1 - yes Bit 3 - continuos burst, 0 - no, 1 - yes Undefined bits are "0" Bit 0 - 4 word page, 0 - no, 1 - yes 49h 0001h Bit 1 - 8 word page, 0 - no, 1 - yes Undefined bits are "0" 4Ah 4Bh 4Ch 4Dh 0080h 0003h 0007h 0020h Location of protection register lock byte, the section's first byte # of bytes in the factory prog section of prot register - 2*n # of bytes in the user prog section of prot register - 2*n - 132 Number of planes - 32 planes
39
3530B-STKD-2/4/05
38. PSRAM Description
The Pseudo-SRAM (PSRAM) is an integrated memory based on a self-refresh DRAM array. It is designed to be identical in operation and interface to the standard 6T SRAMS. The device is designed for low standby, low operating current and includes a user configurable low-power mode. Two chip selects (PCS1 and ZZ) and an output enable (POE) is available to allow for easy memory expansion. Byte controls (PUB and PLB) allow the upper and lower bytes to be accessed independently and can also be used to deselect the device. The deep sleep mode reduces standby current drain while not retaining data in the array.
39. PSRAM Features
* Fast Cycle Times * * * *
- TACC < 70 ns Very Low Standby Current - ISB0 < 10 A Very Low Operating Current - 1.0 mA at 1 s (Typical) Memory Expansion with PCS1 and POE TTL Compatible Three-state Output Driver
40. Functional Block Diagram
Clk Gen Precharge Circuit
PVCC PGND
Row Addresses
Row Select
Memory Array
I/O0 ~ I/O7
Data Cont
I/O Circuit Column select
I/O8 ~ I/O15
Data Cont
Data Cont
Column Addresses
PCS1 P OE PWE Control Logic PUB P LB ZZ
40
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
41. Functional Description
PCS1 H X(1) X(1) ZZ H L H H L H H H X(1) L L H H L L H L X(1) L H L Notes: H L L L H L L High-Z DOUT High-Z DOUT DIN High-Z DIN High-Z High-Z DOUT DOUT High-Z DIN DIN Output Disabled Lower Byte Read Upper Byte Read Word Read Lower Byte Write Upper Byte Write Word Write Active Active Active Active Active Active Active Flash Must Be in High-Z POE X(1) X(1) X(1) H PWE X(1) X(1) X(1) H PLB X(1) X(1) H L PUB X(1) X(1) H X(1) I/O0 - 7 High-Z High-Z High-Z High-Z I/O8 - 15 High-Z High-Z High-Z High-Z Mode Deselected Deselected Deselected Output Disabled Power Standby Low-power Modes Standby Active Any Flash Operation Allowed Flash Operation
1. X means don't care (must be low or high state).
42. Recommended DC Operating Conditions(1)(2)
Item Supply Voltage Ground Input High Voltage Input Low Voltage Notes: 1. 2. 3. 4. Symbol PVCC PGND VIH VIL Min 1.8 0 VCCQ - 0.3V -0.2
(4)
Max 1.95 0 VCCQ + 0.2
(3)
Unit V V V V
0.2 VCCQ
TA = - 25C to 85C, otherwise specified. Overshoot and undershoot are sampled, not 100% tested. Overshoot: PVCC + 1.0V in case of pulse width < 20 ns. Undershoot: -1.0V in case of pulse width < 20 ns.
43. Capacitance(1) (f = 1 MHz, TA = 25C)
Item Input Capacitance I/O Capacitance Note: Symbol CIN CI/O Test Condition VIN = 0V VIN = 0V Min Max 8 8 Unit pF pF
1. Capacitance is sampled, not 100% tested.
41
3530B-STKD-2/4/05
44. DC and Operating Characteristics
Item Input Leakage Current Output Leakage Current Symbol ILI ILO Test Conditions VIN = PGND to PVCC PCS1 = VIH, ZZ = VIH, POE = VIH or PWE = VIL, VI/O = PGND to PVCC Cycle time = 1 s, 100% duty, I I/O = 0 mA, PCS1 < 0.2V, ZZ = VIH, VIN < 0.2V or VIN > PVCC - 0.2V Cycle time = Min, II/O = 0 mA, 100% duty, PCS1 = VIL, ZZ = VIH, VIN = VIL or VIH IOL = 0.5 mA IOH = -0.5 mA PCS1 = VIH, ZZ = VIH, other inputs = VIH or VIL PCS1 > PVCC -0.2V, ZZ > PVCC - 0.2V, other inputs = 0 ~ PVCC ZZ < 0.2V, other inputs = 0 ~ PVCC, no refresh (DPD) 0.8 VCCQ 0.3 120 10 0.3 150 10 Min -1 -1 Typ 32M Max 1 1 64M Max 1 1 Unit A A
Average Operating Current
ICC1
3
3
mA
ICC2 Output Low Voltage Output High Voltage Standby Current (TTL) Standby Current (CMOS) Low Power Modes VOL VOH ISB ISB1 ISB0
25 0.2 VCCQ
25 0.2 VCCQ
mA V V mA A A
42
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
45. AC Characteristics (PVCC = 1.8V - 1.95V, TA = -25C to 85C)
Speed Bins 70 ns Parameter List Read Cycle Time Address Access Time Chip Select to Output Output Enable to Valid Output PUB, PLB Access Time Chip Select to Low-Z Output Read PUB, PLB Enable to Low-Z Output Output Enable to Low-Z Output Chip Disable to High-Z Output PUB, PLB Disable to High-Z Output Output Disable to High-Z Output Output Hold from Address Change Write Cycle Time Chip Select to End of Write Address Set-up Time Address Valid to End of Write PUB, PLB Valid to End of Write Write Write Pulse Width Write Recovery Time Write to Output High-Z Data to Write Time Overlap Data Hold from Write Time End Write to Output Low-Z Page Mode Cycle Time Page Page Mode Address Access Time Maximum Cycle Time PCS1 High Pulse Width Symbol tRC tAA tCO tOE tBA tLZ tBLZ tOLZ tHZ tBHZ tOHZ tOH tWC tCW tAS tAW tBW tWP tWR tWHZ tDW tDH tOW tPC tPAA tMRC tCP 10 10 10 5 0 0 0 5 70 70 0 70 70 50 0 0 20 0 5 30 30 10K 15 8 10K 8 8 8 Min 70 Max 10K 70 70 25 70 10 10 5 0 0 0 5 85 85 0 85 85 60 0 0 20 0 5 30 30 10K 10 10K 8 8 8 Min 85 Speed Bins 85 ns Max 10K 85 85 30 85 Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
43
3530B-STKD-2/4/05
46. Power Up Sequence
1. Apply Power. 2. Maintain stable power for a minimum of 200 s with PCS1 = VIH
47. Standby Mode State Machines
Power On
PCS1 = VIH
Wait 200 s
Initial State
PCS1 = VIH, Z Z = VIH
PCS1 = VIL, Z Z = VIH PUB or/and PLB = VIL
Active Mode PCS1 = VlL ZZ = V IH PCS1 = VIH (or/and PUB = PLB = VIH) ZZ = VIH
PCS1 = VIH, ZZ = VIL
Standby Mode
Low Power Modes 2 (Data Invalid) PCS1 = VIH, ZZ = VIL
48. Standby Mode Characteristics
Mode Standby Low Power Modes Memory Cell Data Valid Invalid 32M Standby Current (A) 120 (ISB1) 10 (ISB0) Wait Time (s) 0 200
44
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
49. Read Cycle Waveforms
49.1 Read Cycle (1)
(Address Controlled, PCS1 = POE = VIL, ZZ = PWE = VIH, PUB or/and PLB = VIL)
Address
A H
Data Out
Previous Data Valid
Data Valid
49.2
Read Cycle (2)
(ZZ = PWE = VIH)
Address
A H
PCS1
A
PUB, PLB POE
Z
E
LZ
HZ
Data Out
High-Z
Data Valid
Notes:
1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. 2. At any given temperature and voltage condition, tHZ (max) is less than tLZ (min) both for a given device and from device to device interconnection. 3. Do not access device with cycle timing shorter than tRC (tWC) for continuous periods > 10 s.
49.3
Page Read Cycle
t MRC t RC t PC t PC t PC t PC t PC t PC t PC
(ZZ = PWE = VIH, 16 Words Access)
A0~ A3
t AA
A4~ A20
t OH t CO t HZ
PCS1
t BA
PUB, PLB
t BHZ t OE
OE
t BLZ t OLZ t PAA
Data Valid
t PAA
Data Valid
t PAA
Data Valid
t PAA
Data Valid
t PAA
Data Valid
t PAA
Data Valid
t PAA
Data Valid Data Valid
t OHZ
Data Out
High-Z
t LZ
Notes:
1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. 2. At any given temperature and voltage condition, tHZ (max) is less than tLZ (min) both for a given device and from device to device interconnection. 3. Do not access device with cycle timing shorter than tRC (tWC) for continuous periods > 10 s.
45
3530B-STKD-2/4/05
50. Write Cycle Waveforms
50.1 Write Cycle (1)
C
(PWE Controlled, ZZ = VIH)
Address
W
(2)
R (4)
PCS1
W W P (1)
PUB, PLB PWE Data In Data Out
S W High-Z HZ
Data Valid
W
High-Z
Data Undefined
50.2
Write Cycle (2)
C
(PCS1 Controlled, ZZ = VIH)
Address
S W (2) W
R (4)
PCS1
PUB, PLB PWE
W P(1)
W
Dat a In Data Out
Data Valid
High-Z
High-Z
50.3
Write Cycle (3)
(PUB, PLB Controlled, ZZ = VIH)
C
Address
W (2)
R (4)
PCS1
W
PUB, PLB PWE
W S P (1)
W
Data In Data Out
Data Valid
High-Z
High-Z
Notes:
1. A write occurs during the overlap (tWP) of low PCS1 and PWE. A write begins when PCS1 goes low and PWE goes low with asserting PUB or PLB for single byte operation or simultaneously asserting PUB and PLB for double byte operation. A write ends at the earliest transition when PCS1 goes high and PWE goes high. The tWP is measured from the beginning of write to the end of write. 2. tCW is measured from the PCS1 going low to end of write. 3. tAS is measured from the address valid to the beginning of write. 4. tWR is measured from the end of write to the address change. tWR applied in case a write ends as PCS1 or PWE going high. 5. Do not access device with cycle timing shorter than tRC (tWC) for continuous periods > 10 s.
46
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
50.4 Page Write Cycle
t MRC t WC t PC t PC t PC t PC t PC t PC t PC
(Address Controlled, ZZ = VIH)
A0~ A3
A4~ A20
PCS1
PUB, PLB
t AS (3)
WE
t DW t DH t DW t DH t DW t DH t DW t DH
Data Valid Data Valid Data Valid
t DW t DH t DW t DH t DW t DH
Data Valid Data Valid Data Valid
t DW t DH
Data Valid
Data In
High-Z t WHZ
Data Valid
High-Z
t OW
Data Out
Data Undefined
Notes:
1. A write occurs during the overlap (tWP) of low PCS1 and PWE. A write begins when PCS1 goes low and PWE goes low with asserting PUB or PLB for single byte operation or simultaneously asserting PUB and PLB for double byte operation. A write ends at the earliest transition when PCS1 goes high and PWE goes high. The tWP is measured from the beginning of write to the end of write. 2. tCW is measured from the PCS1 going low to end of write. 3. tAS is measured from the address valid to the beginning of write. 4. tWR is measured from the end of write to the address change. tWR applied in case a write ends as PCS1 or PWE going high. 5. Do not access device with cycle timing shorter than tRC (tWC) for continuous periods > 10 s.
47
3530B-STKD-2/4/05
51. Deep Power-down Mode Entry/Exit
C
A4
(2)
R(4)
PCS1 PUB, PLB
W P (1)
PWE
ZWE tZZmin Next Cycle
ZZ
Register Write (DPD)
Deep Power Down Start
Deep Power Down Exit
Parameter tZZWE tR (Deep Power-down Mode Only) tZZmin
Description ZZ low to Write Enable Low Operation Recovery Time Low Power Mode Time
Min 0 200 10
Max 1
Units s s s
48
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
52. Low-power Modes
52.1 Mode Register Set
A20 - A8 (32M) A21 - A8 (64M) 0
A7 Page Mode Enable/Disable
A6 1
A5 1
A4 ZZ Enable/Disable
A3 - A0 0
52.2
ZZ Enable/Disable
A4 0 1 Type Deep Power-down Enable DPD Disable (Default)
Note:
If the register is written to enable the Deep Power-down, the part will go into Deep Power-down during the following time that ZZ is driven low and there is no MRS update. When ZZ is driven high, all of the register settings will return to default state for the part (i.e. full array refresh, Deep Power-down Disabled).
52.3
Page Mode Enable/Disable
In asynchronous operation mode, the user has the option to toggle A0 - A3 in a random way at higher rate (20 ns vs. 70 ns) to lower access times of subsequent reads with 16-word boundary. In synchronous mode, this option has no effect. The maximum page length is 16 words. Please note that as soon as Page Mode is enabled the CS1 low time restriction applies. This means that the CS1 signal must not be kept low longer than tRC(tWC) = 10 s.
A7 0 1
Type Page Mode Disabled (Default) Page Mode Enabled
52.4
MRS Update
C
Address
S W (2)
(4) R
PCS1
W W
PUB, PLB PWE
ZWE
P(1)
ZZ
Register Write Start
Register Write Complete
Register Update Complete
Note:
The register update takes place on the rising edge of ZZ. Once the register is updated, the next time ZZ goes low, without any updates to the register starting within the tZZWE max time of 1 s, the part will refresh the array selected. The data bus is a don't care when ZZ is low during the register updates.
49
3530B-STKD-2/4/05
53. Ordering Information
53.1 AT52SC1283J Standard Package
Ordering Code AT52SC1283J-85CI AT52SC1283J-70CI Package 88C1 88C1 Operation Range -25 to 85C -25 to 85C
tACC (ns) 85 70
53.2
AT52SC1284J Standard Package
Ordering Code AT52SC1284J-85CI AT52SC1284J-70CI Package 88C1 88C1 Operation Range -25 to 85C -25 to 85C
tACC (ns) 85 70
Package Type 88C1 88-ball, Plastic Chip-size Ball Grid Array Package (CBGA)
50
AT52SC1283J/1284J [Preliminary]
3530B-STKD-2/4/05
AT52SC1283J/1284J [Preliminary]
54. Packaging Information
54.1 88C1 - CBGA
D
0.10 C
C Seating Plane
Marked A1 Identifier
Side View
E
Top View
A
A1
1.20 mm Ref
8 7 6 5
D1
4 3 2 1
A1 Ball Corner
A B C D E F G H
COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL A E1 A1 D D1 E E1 9.90 MIN - 0.25 7.90 NOM - - 8.00 5.60 TYP 10.00 8.80 TYP 0.80 TYP 0.40 TYP 10.10 MAX 1.20 - 8.10 NOTE
e
J K L M
0.60 mm Ref
e Ob
e
Ob
Bottom View
12/18/03 2325 Orchard Parkway San Jose, CA 95131 TITLE 88C1, 88-ball (8 x 12 Array), 8 x 10 x 1.2 mm Body, 0.80 mm Ball Pitch Ball Grid Array Package (CBGA) DRAWING NO. 88C1 REV. A
R
51
3530B-STKD-2/4/05
Atmel Corporation
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759
Regional Headquarters
Europe
Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80
Asia
Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743
Japan
9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.
(c) Atmel Corporation 2005. All rights reserved. Atmel(R), logo and combinations thereof, and others, are registered trademarks, and Everywhere You AreSM and others are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
Printed on recycled paper.
3530B-STKD-2/4/05

▲Up To Search▲

Price & Availability of AT52SC1283J

	To Download AT52SC1283J Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .